Historically, the primary function of microprocessor packaging has been to facilitate electrical connectivity of the complex and intricate silicon microprocessor chips to the printed circuit board while providing protection to the chips from the external environment. However, as microprocessor performance continues to follow Moore's law, the package has evolved from a simple protective enclosure to a key enabler of performance. The art and science of semiconductor packaging has advanced radically over the past few decades as faster and more powerful microprocessors with tens of millions of transistors continue to be available, which require more signal and power input/output connections as well as greater power-dissipation capabilities. Key drivers for the development of packaging technologies include power delivery, thermal management, and interconnect scaling, in which the space transformation from fine-featured silicon interconnects to the relatively coarse features seen on motherboards has to be enabled by the package. These drivers, under constant market-driven cost pressure, have led to increased demands on new materials and new package architectures to enable silicon performance. Significant advances have already been made in the areas of heat dissipation, power delivery, high-speed signaling, and high-density interconnects. It is expected that the future evolution of microprocessors will be increasingly challenging in these areas. This article focuses on providing a broad perspective view of the evolution of microprocessor packaging and discusses future challenges.
Introduction
A brief look at the evolution of microprocessor packaging 1 shows that packaging has evolved from being a simple protective enclosure to a sophisticated performanceenabler. Packaging has a few key functions and associated challenges that include the following considerations:
Packaging provides a physical geometric scaling capability of approximately 5-10ϫ, from small-dimension die-level interconnects to the more global motherboardlevel interconnects. As silicon features continue to shrink to increase functionality, there are increasing challenges for package architecture to provide manufacturable options that continue to enable physical scaling.
Packaging protects the fairly delicate silicon from the external environment. The thermomechanical integrity of the silicon package assembly must be ensured through careful selection of materials and geometries as well as through a thorough understanding of the environmental conditions that the assembly is expected to survive. 2 The focus of this article is on the thermomechanical integrity of packages. The reader is directed to an additional reference for discussions on environmental conditions. 2 Packaging facilitates delivery of power to silicon. The traditional approach to power delivery has been to incrementally optimize the electrical pathway from the power source on the motherboard to the silicon. However, there is a growing realization that in addition to these incremental improvement challenges, a restructuring of the delivery path may be required. Resistive power losses and the ensuing heat dissipation are also of concern to package and system architects. The package inherently produces electrical parasitics (unwanted resistance, capacitance, and conductance) that must be managed and minimized.
Packaging facilitates thermal management. Increasing device power is concomitant with increasing performance. The goal of thermal management for microprocessors, as with other devices, is to ensure that the on-die temperature is maintained at or below certain limits imposed for performance or reliability reasons. The need to maintain device temperatures while managing the increasing power has led to some interesting technical challenges in cooling-technology development.
A combination of decreasing pitch, environmental concerns (e.g., Pb-and halogen-free materials), mechanical-stress concerns (e.g., for the mechanical integrity of fragile low-dielectric-constant materials), electrical requirements (e.g., current density), and cost constraints is driving the development of solder bump and underfill materials technology in an entirely new direction. Furthermore, there is a need to develop integrable thermal-interface materials (TIMs) that will facilitate proper thermal management by reducing thermal resistance.
Power Delivery
The ever-increasing microprocessor performance levels have been accompanied by higher transistor counts and the faster switching frequencies of these transistors. While process improvements and featuresize reductions result in reduced transistorrelated capacitive and resistive parasitic elements, the overall power demand of the microprocessor has continued to increase from one technology generation to the next. The higher current levels require significant reductions in the parasitic resistive and inductive elements of the de-livery system in order to reduce the loss in voltage level across the logic circuits. Without an adequate voltage supply, the transistors are not able to switch quickly at higher frequencies, which is one of the critical means of achieving the high computing performance of the microprocessor. At high voltage levels, transistor gate reliability and high power dissipation are concerns.
Power-Delivery Trends
Moore's law predicts the doubling of transistor count on microprocessors every 18 months or so, as shown in Figure 1 . 3 It is expected that by the end of the decade, manufacturing processes will allow the fabrication of about 1 billion transistors on a single microprocessor die. This doubling of on-die integrated transistors with each new process generation is a direct result of improved fabrication capabilities. Powerdemand trends for Intel microprocessors, shown in Figure 2 , indicate that power demand doubles every ϳ36 months, if left to grow in an unconstrained manner. 4 Thus, there is a need to examine power-delivery issues associated with these trends.
Power-Delivery System Stack and Building Blocks
The challenge of delivering power efficiently and cost-effectively to the microprocessor chip through the current power-delivery stack is being pushed to its limits. The biggest challenge is meeting the dc average steady-state current demand with minimal power losses in the delivery path. The power-loss minimization is mainly achieved through improved voltage regulator module (VRM) dc-dc powerconversion efficiency and through minimizing the undesired electrical-resistance parasitics. Figure 3a shows a typical microprocessor power-delivery system, from the motherboard to the central processing unit die (load), 5 and the related components and resistances (Figure 3b ). These components are collectively referred to as the power-delivery building blocks. The major building blocks consist of the powersupply converter (110-V ac to 12-V or other dc voltage), the VRM, the motherboard, the socket, the package, and the die. The hierarchical nature and topological placement of these building blocks are critical to the performance and efficiency of the total power-delivery system.
Typical Power Delivery
The power-delivery system first converts the standard 110-V ac voltage to a dc voltage of 48 V or 12 V. This dc voltage is further converted and regulated to even lower voltages by the VRM (between 1 V and 2 V) and distributed to the CPU. The distribution of this lower dc voltage to the CPU can be accomplished through one of two ways: 1. VRM-motherboard-socket-package path: This distribution delivery path involves routing through the motherboard power layers, the socket power pins (copper or an alloy), the package power layers (copper) and C4 (controlled collapse chip connection) tin-lead or lead-free solder bumps, and finally to the load (CPU die). 2. VRM-package path: This distribution delivery path involves routing the dc power through a power-pod module that then routes the power through a special connector onto the package power layers and through the same package distribution layers up to the CPU die as described in Path 1. Figure 4 shows the two alternate powerdelivery paths for the converted dc voltages to the CPU die. Typical desktop computer systems route power through the motherboard-socket-package system. Other key components of the powerdelivery network are discrete powerdecoupling capacitors and the VRM. Figure 5 shows the overall hierarchical power-delivery path from the VRM all the way to the CPU die through the motherboard route.
Power-Delivery Challenges
The power-delivery performance of the system is measured in ways such as the dc voltage drop, the power-conversion
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Critical Aspects of High-Performance Microprocessor Packaging efficiency, the heat dissipation, and the transient response to changing dynamic power loads. One of the most challenging of these is to meet the dc delivery requirements of minimizing the voltage drop through the package-level interconnect resistance and maximizing the currentcarrying capability of the delivery path.
There are numerous constraints and challenges that need to be overcome in order to improve the dc power delivery. Some of the ways to address this challenge are improving VRM component technology, optimizing the physical placement of the VRM, reducing the electrical parasitics in the interconnect delivery path, improving materials properties to handle the higher heat-dissipation levels, reducing the form factor (physical size), meeting the printed circuit board (PCB) space constraints, and developing better passives such as decoupling capacitors.
Lower Parasitic Resistance
As the transistor count has continued to increase from one generation to another, so has the demand for power-supply currents. One way that the overall powerconsumption demand was managed in the past was to lower the microprocessor voltages, from ϳ3.3 V to ϳ1 V. While this approach has kept the overall power levels reasonable, it has significantly increased the current levels. Today's microprocessor supply-current demands are approaching between 100 A and 150 A. At today's resistance levels of several milliohms, the power lost in the delivery system due to resistance is fast approaching 5-15 W. This loss of power is converted to thermal energy that results in an increase in the operatingtemperature conditions of the various components and affects the materials properties of components such as plastics, passives, and PCBs (including package substrates). In addition, the reliability of these components is also being affected as the maximum operating temperatures are exceeded. Therefore, every effort must be made to reduce the electrical parasitic resistance of each of the power-delivery building-block elements.
The electrical resistance is a function of the materials properties and physical geometry of the various power layers in the motherboard and package substrates as well as the number of socket pins. Copper and its alloys are widely used in today's microprocessor power-delivery building blocks. Figure 6 shows the drastic reduction in resistance required for the next generation of high-performance microprocessors. As can be seen in the graph, future power-delivery demands will require a greater than 5ϫ reduction in impedance. Significant reductions in VRM-related impedance would require the development of MOSFETs (metal oxide semiconductor field-effect transistors) with lower turn-on resistances. Motherboard resistance reduction requires the use of very thick copper power layers, adding to the cost and manufacturing challenges. package resistance are achieved by increasing the thickness of the power layers (typically made of copper), leading to manufacturing constraints and higher costs. Using pin materials with low resistivity or increasing the number of powerdelivery pins helps reduce the socket resistance. However, given that the socket pin material is already optimized for both the electrical resistance as well as pin stiffness, the only viable way to further reduce the socket resistance is to increase the number of pins. Today's microprocessor sockets are fast approaching the practical manufacturing limitations of high-pincount sockets. While these incremental options are being pursued, they offer diminishing gains going forward. An alternate approach is to redesign the power-delivery system. For example, one could bring in additional power-delivery pathways, move the VRM closer to the CPU (bypassing the motherboard and socket blocks completely), or split the VRM module (move some VRM functions to the package). These options help reduce the resistance stack by eliminating components from the critical power-delivery pathway. The optimum solution would be to integrate the VRM components directly into the CPU itself or within the package to eliminate most of the resistive elements.
Improved Components
Another way to reduce the parasitics is to improve the various components used in the conversion and delivery paths. Better power MOSFETs with lower turn-on resistances are critical for the VRM technology. Moving to higher and higher VRM switching frequencies helps significantly reduce the inductance and capacitance required. As shown in the photograph labeled "multiphase" in Figure 7 , the smaller physical size of the VRM components results in a compact design. This enables the potential for integrating the VRM module with the package substrate itself, thereby eliminating the motherboard and socket parasitics. Almost half of today's CPU power-delivery BOM (bill of materials) is made up of motherboard and packagelevel decoupling capacitors. It is important to develop new capacitor materials and processes that lead to the development of high-density, high-capacitance capacitors optimized for power-delivery decoupling.
Thermal Management
As mentioned earlier, microprocessor development over the past few decades has faithfully tracked Moore's law, resulting in continually increasing performance. One consequence of increasing performance is that microprocessors tend to dissipate higher amounts of power, as shown in Figure 8 , posing greater challenges for thermal management. In this section, the specifics of thermal-management challenges are discussed.
The Thermal-Management Problem
The goal of thermal management is to develop solutions that maintain silicon at or below certain temperatures dictated by reliability and performance considerations. Thermal-management solutions essentially transfer heat from the silicon to the external environment. The concept of thermal resistance has been commonly used to describe thermal requirements and define solution capabilities. Equation 1 describes the requirement that a thermal-management solution must satisfy:
where R req is the required thermal resistance of the solution, T j is the silicon temperature (i.e., junction temperature, typically measured using an on-die temperature sensor), T a is the ambient temperature, and TDP (thermal-design power) is the target powerdissipation requirement of the cooling solution. In most applications, the TDP is assumed to be a steady-state entity. This is a fairly good assumption for most enduser conditions where a thermal solution typically enables continual operation. The only situation where transient effects are considered (i.e., in the design of thermal solutions during the test process) is beyond the scope of this article. Let us examine each term in Equation 1 in some detail. T j is typically determined from reliability and performance considerations. In a very general sense, decreasing T j will result in increased performance and improved silicon reliability due to reduced leakage and electromigration effects. In general, T j can be reasonably expected to trend lower over time. Other factors such as microprocessor architecture and process and design maturity also influence T j trends.
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Critical Aspects of High-Performance Microprocessor Packaging T a in Equation 1 is the ambient temperature at the point of heat dissipation. In most thermal-management solutions in desktop and server applications (see Figure 9 for a typical example), a heatsink is attached to the package, and the entire cooling solution is local to the microprocessor. The heat from the microprocessor is channeled through the package and heatsink and is dissipated to the heatsink inside the computer chassis. Hence, the temperature inside the box, local to the heatsink, must be considered in assessing the magnitude of the thermalmanagement task. In general, the air local to the heatsink will be preheated, due to the presence of other hot components in the box. Thus, the local ambient is higher than the external ambient. The amount of heating-and hence the temperature difference-between the internal and external ambient temperatures critically depends on the design of the box and the manner in which air is made accessible to the heatsink. This temperature difference can be as much as 10-15ЊC in some system designs. In mobile systems such as laptops, a heat pipe is often used to transport heat efficiently away from the microprocessor to remote locations where the heat exchange occurs, as shown in Figure 10 . In this case, the influence of heating inside the laptop on heat-pipe and remote heat-exchanger performance must be understood during the thermal design. Based on this discussion, it can be concluded that the term T j Ϫ T a will, in general, decrease over time.
The evolution of TDP as a function of microprocessor frequency ( Figure 8) shows that despite the power savings typically obtained as a result of silicon technologygeneration transitions, the general trend is toward increasing power. A similar trend is predicted in the International Technology Roadmap for Semiconductors (ITRS). 6 Given the trends in T j Ϫ T a and TDP, it is reasonable to expect that R req will continue to decrease with time, and the thermalmanagement challenge will be to produce solutions of lower resistance.
Another factor that exacerbates the thermal-management challenge is the presence of local die regions of increased power density on the microprocessor, as shown in Figure 11 . These regions are often referred to as hot spots and represent areas on the die that have higher levels of activity. Hot spots are problematic because the design demand on the thermal solution is to sufficiently cool them and thus ensure reliability and performance. The need to cool hot spots often drives a thermal-solution over-design as far as other regions of the die are concerned. The impact on the cooling capability of different solutions is discussed in the next section.
Thermal-Solution Strategies
In general, two thermal-solution architectures, shown in Figure 12 , can be defined for a microprocessor package that uses flip-chip (C4) interconnects between the die and package. 4 In packages that use C4 interconnects, heat transfer from the active side of the die is impeded by the high thermal resistance from the underfill materials. The primary heat-transfer path in such a package is through the silicon bulk and then the inactive side of the die. In Architecture I, a heatsink directly interfaces with the inactive (back) side of the die; in Architecture II, the heatsink interfaces with an integrated heat spreader (IHS). From the perspective of a thermal engineering purist, there is no difference between the two architectures, except that the heat-spreading function is implicit, or built-in, in Architecture I and explicit, or a separate part, in Architecture II. Given this, we will use Architecture II, for the most part, to explain thermal-management design considerations.
The general strategy for thermal management should focus on minimizing the temperatures of local hot spots caused by die-level power non-uniformity, increasing the power-dissipation capability of the thermal solutions, and expanding the thermal envelopes of systems. In general, there is an increasing realization that microprocessor architectures should be designed to produce as uniform a power distribution as possible. In parallel, the thermal engineering community must focus on increasing the power-handling envelope by developing cost-effective, high-performance thermal solutions. The heat-transfer issues are schematically illustrated in Figure 13 . Heat generated at the device is mostly conducted through the thickness in the first TIM (TIM1) located between the die and the heat spreader with a minimal amount of spreading. The focus in optimizing TIM1 thermal performance is to minimize thermal resistance, resulting in a lower temperature drop across the thermal interface. A lower temperature drop here allows for higher temperature drops across other components without affecting the overall thermal budget. This is accomplished by managing three parameters: (a) the intrinsic thermal conductivity of the TIM; (b) the thermal contact resistance of the die/TIM1 and TIM1/IHS interfaces; and (c) the thermal-interface thickness, also referred to as the bond-line thickness.
Critical Aspects of High-Performance Microprocessor
At the IHS level, the heat spreads and some of the peaks in the power profile are smoothed out. The considerations in designing the IHS, then, are to optimize two factors: the thermal conductivity of the IHS material and the thickness of the IHS.
It is common knowledge that thermalmanagement solutions will perform better if the source of heat being cooled is uniformly spread. To help quantify this performance, a density factor (DF) that is independent of the power profile on the die has been proposed. 7 The DF is simply the ratio of the actual thermal resistance at the hottest spot to the die-area-normalized uniform power resistance or thermal impedance, and has the units of inverse area A
Ϫ1
. Two very different power profiles could actually result in the same DF, and would therefore result in equal thermalmanagement challenges. On the other hand, slight changes in power profiles could result in very different DFs , including very different challenges in thermal management. This factor can help in assessing different cooling schemes without the need to understand specifically the on-die power distribution. An example of the use of this factor is shown in Figure 14 .
Heat is next transported between the IHS and the heatsink through another TIM (TIM2). TIM2 is designed with considerations similar to TIM1. Due to the excellent heat-spreading on the heatsink base, the heat fins see a more uniform gradient as compared with the IHS, and the heatsink has the primary function of ducting heat to the environment. In typical desktop computer applications, natural or forced convection of air through fins on the heatsink is used to transfer heat to the local ambient. Heatsink design considerations include (a) thermal performance that is optimized given the airflow and pressure drop available, and (b) ensuring the "fit" within the computer system in terms of volume and weight.
Finally, there is a need to ensure that system layouts are optimized for thermal performance. This factor has become especially important because of the growing demand for smaller and quieter computer systems. If system layouts are optimized for thermal performance so that the air flowing through the computer does not pass over a hot component before reaching the microprocessor, the preheating of air can be minimized. Also, better ventilation and exhaust will lead to better utilization of fans and heatsink capability.
In addition to the general technical challenges, the thermal engineer must also be aware of business considerations and constraints such as cost, time-to-market, and extendibility of thermal solutions for multiple process generations and market segments.
Interconnect Technology
Package design integrates all of the elements in a manner that enables the package to be a cost-effective platform for managing the physical, thermal, electrical, and mechanical demands of highperformance microprocessors. This is in addition to providing the basic functions of a space transformer and protective enclosure for the silicon die. The package architecture is expected to continue to undergo major changes in order to enable high-performance and low-cost systemlevel solutions in a given business model. In the following sections, we discuss the history, current status, and challenges in the physical design of high-performance microprocessor packages.
Die-to-Package Interconnection
Wire bonding had been the technology of choice for die-to-package interconnection over a long period of time because of its low cost. This method forces all of the terminals on the die to the periphery so that very fine wires can connect these terminals to corresponding ones on the package. In recent years, wire bonding has faced many roadblocks for microprocessor applications. The large increase in terminal count and the need for low resistance as well as a low inductance path to the circuits on the silicon have made this peripheral placement of terminals difficult from both cost and performance standpoints. This has led to the re-emergence of an old concept, flip-chip bonding, as shown in Figure 15 , as the de facto interconnect standard for high-performance microprocessor packaging in the last few years. Compared to wire bonding, flip-chip bonding provides a higher density of interconnects, due to area-array placement of the die terminals, and superior electrical characteristics, due to the short interconnect length, as well as the ability to deliver operating voltage much closer to where it is needed by the circuits. The flipchip interconnect is also more suitable in accommodating the interconnect density scaling required by performance demands. Unlike wire bonding, which is typically done one bond at a time, the number of connections between die and package largely does not impact the cost of flipchip bonding, which is typically a mass bump-formation and joining process. However, the continued need for a reduction in the terminal pitch (distance between terminals) and for the individual interconnects to carry a higher and higher amount of current demands innovation in materials and process development. Examples include the ability to bump the package substrate at and significantly below a pitch of 120 m, the ability to maintain coplanarity or flatness of the bump topology, and the use of environmentally friendly materials compatible with process-temperature needs. 6 One example of a potential package-architecturelevel solution is bumpless build-up layer (BBUL) processing, which replaces traditional bumping by microvia connections between silicon and package.
8 BBUL processing can approach silicon-level terminal densities.
Package-to-Motherboard Interconnection
A microprocessor package, like any other integrated-circuit (IC) package, serves one of the most basic functions of enabling a cost-effective space transformation of the fine-pitch terminals on the die to a looser pitch of receiving terminals on electronic system boards. The system board (i.e., the motherboard or PCB) is generally at least one order of magnitude larger than the size of a current microprocessor package in linear dimensions (i.e., two orders of magnitude larger in area). Without the package, the motherboard would need to contain the fine features (linewidths, spacing, via pads, etc.) required by a small microprocessor chip with thousands of interconnections. This would drive the cost of the system significantly higher, raising concern about the cost related to yield issues of individual components on the board. The package typically provides a one order of magnitude increase in the interconnect pitch, lowering the system cost. There are two types of interconnection between a packaged component and the motherboard: (1) direct mounting, typically by solder-attachment of the package terminals to the surface of the PCB; and (2) socket mounting, where the packaged component is inserted into a socket, which in turn is directly mounted onto the PCB. Direct-mounted components are typically solder-attached to the motherboard simultaneously and are difficult to remove and replace. Socket-mounted components are easily attached at any time and are easily replaceable. Unlike almost all other types of IC components, a significant majority of high-performance microprocessors continue to be socket-mounted, driven by multiple business considerations related to the cost of the system. This trend is expected to continue. A smaller portion of microprocessors are directly surfacemounted onto the PCB, generally where the physical size of the system is very small (as in highly mobile systems like cellular telephones and PDAs).
From the 1980s through the mid-1990s, direct-mounted microprocessor packages came in the form of quad flat packs (QFPs) and later in tape-carrier packages (TCPs) with leads on all four sides of the package. These leads were surface-mounted to the motherboard by tin-lead solder. Then the packages migrated to the ball grid array (BGA) format, where tin-lead solder spheres were placed on a grid pattern on the underside of the package surface. The area-array placement achieved a higher density of terminals, even with a looser terminal pitch, when compared with the peripheral placement of QFPs and TCPs.
The future trend for surface-mounted microprocessors primarily lies in scaling the ball pitch down. A shrinking ball pitch in turn will require thinner solder pastes applied to the motherboard, reducing the ability of the surface-mounting process to accommodate the lack of coplanarity of the ball field. So, it is critical to find materials and process means to improve the flatness of the packages. The future need for lead-free solder-ball material and associated process changes must also be taken into account. The selection of finish materials for the package terminals is important in order to provide mechanical strength at the solder-ball and packagepad interface; this is especially important for small-diameter, lower-joint-height, lead-free materials.
Socket-mounted microprocessors generally came in the form of pin grid arrays. The pin pitch has decreased over time from 2.540 mm to 1.796 mm and most recently to 1.270 mm. With the decrease in pin pitch, pin diameter has also shrunk to 300 m. In addition, the traditional Kovar material has been replaced by copper to satisfy the demand for low resistance, as discussed earlier. These small dimensions make the pins fragile, thus requiring special care in manufacturing. Also, the physical socket space to hold each pin for good electrical contact would make further decreases in pin pitch cost-prohibitive. This would likely lead to the land grid array (LGA) type of package, which is more pitch-scalable and can eliminate the need for the fragile pins. Very-fine-pitch lands (metal pads on the bottom of the package) enable a large number of contacts for the package. In order to keep the total force to a reasonable value and still provide low contact resistance, developments in the finish materials for both the package lands and socket contacts are needed.
Substrate Technology
Ceramic substrates dominated microprocessor packaging from the birth of microprocessors in the early 1970s until the last few years. Some of the key drivers for ceramics were the need for hermetic packaging reliability, then effective powerdelivery metal layers, and later flip-chip demands for matching coefficients of thermal expansion (CTEs) between the die and substrate. However, ceramic substrates suffered from many disadvantages, including (a) low conductivity of the conductor material (W or Mo) affecting the power delivery-that is, voltage loss (currentresistance, IR, drop) and power loss (I (c) feature-size limitation to accommodate the finer line/space/via sizes demanded by high bump densities as well as large, thin packages needed for space-constrained applications; and (d) CTE mismatches with the motherboard for surface-mounted applications. In the mid-1990s, Intel pioneered the transition from ceramic to organic substrates for high-volume, high-performance microprocessors. Figure 16 illustrates the evolution of organic substrates for various Intel microprocessor generations. Organic substrates provide better performance at a lower cost and have evolved to be the substrate of choice for microprocessor packaging. They leverage the well-established fiberglass-based PCB industry infrastructure. Copper conductors in much thicker dimensions and finer patterns are easily incorporated into these substrates. This enables package designs that provide both low-inductance and low-resistance paths through the package. Higher-density signal routing is also made feasible by the beneficial combinations of a low-dielectric-constant material, a thin dielectric, and the finer linewidth and spacing capabilities provided by the organic substrates. However, the advantages of dimensional stability and lower CTEs of the ceramic packages are lost and have to be managed through other means. One method to improve dimensional and mechanical stability is the addition of a thick organic core. While the higher CTEs of organic substrates help the package-tomotherboard interconnect, the die-package interface is managed through the proper choice of underfill material as well as good coordination between the silicon and package development. Looking forward, there are significant challenges to be considered in substrate materials and processes as well as in the package architecture itself. As future microprocessors continue scaling in feature and performance, significant challenges are imposed on the performance and cost of the substrate technology. Some of the key requirements for the development of a new class of next-generation substrate materials are described in the following sections. 4 
Reduced Stress on the Die
It is expected that materials with lower and lower dielectric constants will be implemented for the interlayer dielectrics (ILDs) on silicon. These materials tend to become increasingly fragile with the reduction in dielectric constants. Also, the size of the die is expected to increase significantly over time. Other considerations include the eventual implementation of Pb-and halogen-free materials on the die and in the package. This in turn could potentially reduce the stress on the die since Pb and halogen compositions generally have higher melting temperatures, resulting in higher thermomechanical stress. It is critical, therefore, to have a substrate material that mitigates the stress impact on silicon while maintaining the thermomechanical reliability of the total system.
Feature-Size Reduction
The reductions in interconnect linewidth, line spacing, microvia diameter, capturepad diameter, plated through-hole diameter, flip-chip bump pad pitch, and flip-chip pad solder-mask-opening diameter demand new processes and process materials. These include better photoresists and solder-mask materials for higher resolution, better layer-to-layer-alignment lithography tooling and processes to reduce capturepad size, better mechanical drillbits to drill smaller plated through-holes, better and higher throughput laser-drill equipment for smaller microvias, and better dielectric materials for improved metal adhesion. For today's state-of-the-art build-up processes, the linewidth and spacing are ϳ25 m and the bump pitch is ϳ200 m. In about five years, the requirement will be substantially smaller. Figure 17 illustrates a cross section of state-of-the-art microvia technology (65-m diameter).
Increased Electrical Performance
In order to meet the requirements of future high-speed signal transmission from the microprocessors to the peripheral components, new substrate dielectric materials and process controls are needed. The new materials are expected to have low dielectric constants and low loss tangents (low energy loss in the dielectric material when a high-frequency signal is transmitted through a conductor in contact with the dielectric). In addition, impedance-matching and impedance control are critical for high-speed signals. Impedance control is a direct effect of dielectric thickness and linewidth tolerance; therefore, the control of linewidth and the tightening of tolerance are important parameters for future manufacturing processes. Improved processes and materials are also needed to reduce dielectric roughness while maintaining adhesion between the dielectric and copper lines in the substrate. The next-generation substrates would also require lower electrical resistance to enable higher amounts of current through them.
Increased Mechanical Loading
Due to the increase in performance requirements, the power dissipation of future-generation microprocessors is rapidly increasing. As a result, larger and heavier heatsinks are employed to cool the microprocessor. In order to maintain intimate contact between the heatsink and package, a TIM is introduced between them. The two are then clamped so that the TIM is as thin as possible. This leads to fairly large static and dynamic loads on the package. In addition, the predicted migration to LGA sockets implies that potentially higher static loading will be applied to the substrate. The substrate has to withstand all of these mechanical loads throughout the life of the device.
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Lower Cost
If price was of no concern, then it would not be difficult to custom-tailor a substrate technology to meet all the needs stated here. However, the reality of market pressures requires that substrate costs must be low enough to ensure competitiveness in the marketplace. This puts limits on the extent of technology features that can be utilized.
Packaging Materials
Future microprocessor marketing needs demand cost-effective packaging solutions and are challenging the development of breakthrough materials. In this section, the discussion will focus on the challenges related to TIMs and underfill materials.
Thermal Materials Technology
In the context of heat removal for microprocessor packaging, the following two generic architectures have already been defined (see the previous section on "Thermal Solution Strategies"):
Architecture I: Typically dealing with low-power (Ͻ30 W) microprocessors or microprocessors used in height-constrained applications where the die is directly attached to the heatsink or a heat pipe; and Architecture II: Typically dealing with medium-to high-power processors (Ͼ30 W) where an IHS is used to spread the heat.
The basic implementation of Architectures I and II were shown in Figure 12 . In either case, successful thermal management requires the development of a TIM that comes in contact with the die and heatsink, as shown in Figure 12a , or the die and the heat spreader, as shown in Figure 12b . Typically, the TIMs are made up of a polymer matrix in combination with highly thermally conductive fillers of metal or ceramic, and they can be classified as phase-change materials (PCMs), thermal greases, gels, and so on. Performance considerations, as well as cost and manufacturability concerns, inevitably result in tradeoffs made during the selection of an interface material for a given application. The attributes that are considered include choice of polymer matrix, choice of fillers, design, manufacturability, and the reliability and cost of the total thermal solution.
Thermal Materials Technologies for Architecture I
Architecture I encompasses packaging solutions for low-and medium-power microprocessors, which are predominantly encountered in the mobile and low-priced (under $600) PC processor market segments. As discussed earlier, the technology involves interfacing the heatsink to the die through a compliant interface material. The development of thermal materials technologies for this application has evolved over time and includes elastomeric thermal pads, thermal greases, and phase-change films (PCFs). 
Thermal Materials Technologies for Architecture II
Architecture II is designed to be scalable to meet the demands of medium-to highperformance (power) processors. The integration of the heat spreader on the die required the development of a thermally conductive polymer, a heat spreader, and an adhesive sealant. The heat spreader helps in improving the diffusion of heat flux from the smaller die area to a much larger surface area. This in turn translates to improved thermal performance of the heatsink. This architecture precludes the use of thermal greases due to their associated thermomechanical failure mechanisms. 9 PCMs are precluded, since they do not meet the stringent thermal-performance requirements. In addition, the need for a positive compressive load at the interface imposes limitations on the design of this packaging architecture. In order to overcome these technological issues, novel chemistries have been aggressively investigated. As a result, a new thermally conductive gel TIM was developed. The gel is typically a metal-filled or ceramicparticle-filled silicone polymer, and it combines the properties of both a grease and a cross-linked polymer.
It is expected that in order to continue on the path illustrated in Figure 18 to keep up with power requirements, it will be necessary to make significant breakthroughs in thermal materials technologies. Heat dissipation through polymer TIMs occurs through the phenomenon of percolation. One can also consider providing thermal solutions for heat dissipation entirely through conduction by utilizing TIMs made up of metals. However, to integrate these metallic TIM technologies with the silicon and packaging technology of choice poses an entirely new set of challenges from a stress, cost, and infrastructure perspective. An ideal case would be to develop a composite TIM that provides enhanced heat dissipation while balancing the mechanical properties to minimize package stress. Developing these composite TIMs can be achieved in a variety of ways, including utilizing recent developments in nanomaterials technologies. It is expected that one can develop materials with bulk thermal conductivities that are 5-10ϫ that of those obtained using conventional approaches.
Chip-to-Package-Level Interconnect Materials
Organic flip-chip technology is becoming the cost-effective technology for meeting high-pin-count/high-performance require- output pitch will approach 120 m in the next five years and 80 m in the next 10 years. As mentioned in the introduction, a combination of decreasing pitch, environmental concerns, mechanical-stress concerns (e.g., for low-dielectric integrity), electrical requirements (e.g., current density), manufacturability, and cost constraints is driving the development of bump and underfill materials technology in an entirely new direction. The packaging architectures of relevance to underfill materials technology include (a) a flip-chip package with underfill (capillary underfill, no-flow underfill, etc.) and (b) a mixed-stack package with overmolded underfill (OMUF). These are illustrated in Figure 19 .
The key function of the underfill is to redistribute the stresses and strains over the entire die so as to maximize the interconnect joint reliability in addition to protecting the active die surface from a hostile environment. Typically, the underfills are made up of a polymer matrix in combination with various fillers (e.g., silica). The attributes that are considered while developing an integrated underfill solution include materials properties, package design and architecture considerations (bump pitch, spacing, die size, etc.), integration (low-dielectric, organic substrate, bump metallurgy, etc.), manufacturability, reliability, and total cost.
In the arena of mixed-stack packaging, OMUF is being investigated as a novel and alternate materials solution that will both underfill and encapsulate the mixedstack package in a single step, as illustrated in Figure 19b . This approach provides a low-cost path with the additional benefit of process simplification. However, the challenges related to the development of an OMUF material are significant. The technical challenges involve (1) tailoring the material to be 260ЊC-compatible for leadfree package applications; (2) improving material flow/viscosity/wettability characteristics to enable good underfilling; and (3) optimizing adhesion/moistureabsorption/mechanical properties such as toughness, modulus, CTE, and glasstransition temperature in order to prevent delamination and cracking. The small, thin form factors of the package could lead to mechanical-integrity issues such as thindie cracking due to high molding pressures as well as excessive warpage of the overall thin package. 10 Decreasing bump pitch and chip height as well as increasing bump density continue to push the limits of capillary-flow underfill materials. 6 To ensure the ability to meet this demand, managing the material flow and filleting is crucial. Filleting is the ability of the underfill materials to wet the silicon die and form around it. Key attributes of the material that contribute to the flow of the underfill on the substrate include the viscosity, gel time, and rheological characteristics of the underfill. Typically, empirical data are collected to determine the flow characteristics of the underfill on various substrates. However, the availability of predictive flow-modeling tools to understand the flow behavior of materials on different substrates can provide a distinct advantage for materials development. 11 The typical steps involved in an underfill process are illustrated in Figure 20 .
Upon completion of the capillary flow under the die, the underfill needs to form a fillet against the sides of the silicon die. This is crucial to eliminate the use of an extra dispense-process step to create a fillet and helps in maximizing the throughput and minimizing assembly cost. An underfill fillet height of approximately half or more of the die thickness ensures good performance. The fillet is similar to a meniscus against a plane wall, as shown in Figure 21 .
The capillary rising has the following relationship with the contact angle and surface tension: ,
where is the contact angle, ␥ is the surface tension, is density, g is acceleration due to gravity, and H is the capillary height. Equation 2 shows that the capillary height is proportional to the square root of the surface tension and (1 Ϫ sin). Hence, developing an underfill-material chemistry that maximizes wetting and adhesion to the critical interfaces-which include the substrate solder mask, polyimide on the silicon, and bump metallurgy-is crucial.
Another key performance metric relates to the ability of the underfill to withstand a variety of mechanical stresses (e.g., temperature cycling, shock, and vibration). The failure mechanisms during these stresses manifest in the form of cracking of the underfill, thus making bulk fracture toughness and fatigue-resistance of the underfill important parameters to consider. Fracture-toughness measurements predict the ease of crack initiation, while the fatiguecrack-resistance measurements can help predict the ease of crack propagation following initiation. Figure 22 is an illustration of the kind of data that can be collected using such measurement techniques. 12 From a materials-development perspective, a variety of techniques are used to enhance the mechanical performance of the underfill, including filler loading, tougheners, and so on. The CTE of the underfill is critical in ensuring adequate fatigue life of the underfill. Selection of the required mechanical properties such as modulus and CTE for an underfill material is also heavily dependent on the type of bumping material chosen. Figure 23 shows the interdependency of the underfill viscosity and CTE as a function of the silica filler content in the underfill. 13 A combination of factors, including the polymer resin CTE, choice of bump metallurgy (Pb, Cu, Sn-Ag, etc.), filler size distribution, and material viscosity range that can be accommodated within the manufacturing process window, will help determine the optimum filler content. This determines the base fracture toughness and fatigue resistance of the underfillmaterial system. Any further improvements to this will have to be managed through alternative formulation approaches, including rubber-toughened systems.
However, in order to achieve a breakthrough, one has to look for new directions in both polymer and filler technologies that can break the interdependencies shown in Figure 23 . Polymer resin technologies that can provide fundamentally low CTEs (Ͻ35 ϫ 10 Ϫ6 /ЊC) and low viscosity and that can be "integrated" with the bumping materials of the future will emerge as the resins of choice. Filler technologies that can be combined with this resin of choice to manage the underfill CTE without affecting flow or bump-to-substrate interconnect would be ideal-for example, reactive nanofiller technologies. Underfill materials using such technologies can provide further opportunities to develop new cost-effective materials and process technologies. The ideal underfill material and process technology of choice would be such that they can be scaled independently of bump pitch and die size while being costeffective. This would point toward using wafer-level underfills, which involves integration of the underfill process with backend silicon processing technology. Hence, the continuing development of underfillmaterials technology in conjunction with silicon processing technology can provide high-performance, cost-effective solutions. The significance of the close interdependency of these technologies is highlighted in the next section in the context of low-ILD materials.
Mechanical Integrity
One of the primary functions of the package continues to be to provide protection for the silicon against thermal and mechanical loads imposed during manufacturing, motherboard assembly, shipping, handling, and in end-user conditions. A considerable amount of literature has accumulated over the years on the various failures that can occur within the different elements of the package when it is subjected to thermal and mechanical loads. The intent of this section is not to reiterate or summarize the knowledge already available in the literature but to focus on the primary issues that are expected to dominate in the next few years and review some of the demands on the analytical and experimental tools needed to assess these issues.
A package is a combination of a number of disparate materials included to satisfy specific elements of the performance demand. As a result, when the package is subjected to different thermal and mechanical loads, the intrinsic strengths of the materials and their properties such as CTE and Young's modulus play a significant role in determining the robustness of the package. A number of trends in package evolution require an increased focus on assessing package robustness:
Advanced microprocessors depend upon transistor scaling to meet density and performance targets. The accompanying interconnect scaling causes the interconnect propagation delays to be a significant portion of the clock cycle time, affecting chip performance. 14 The use of copper interconnects instead of conventional aluminum interconnects is the first step toward reducing this interconnect delay by reducing the electrical resistance. Further reduction in interconnect delay is achieved by reducing the capacitance in the ILD material used between the metal interconnects. An unintended consequence of driving for lower is that ILD materials become increasingly fragile, especially as more and more porosity is introduced to reduce the dielectric constant. 15, 16 As die-level features shrink, the diepackage interconnects and package-level features also shrink. Furthermore, there is an increase in feature density. The impact of this is increased fragility of the entire die-package system. With increasing power-delivery demands, there is an increase in the amount of current flowing through the interconnects. Joule heating of the interconnects and the associated stress issues become a matter of concern.
Critical Aspects of
As heatsinks become heavier and heatsink retention mechanisms impose higher loads, the effect of mechanical loads introduced to improve socket performance is also a matter of concern. Attention must be paid to ensuring mechanical reliability, especially when designing systems with heavily loaded packages that use LGA sockets. In these cases, additional load is placed to ensure LGA performance.
Increasing power-dissipation demands imply that the die-package and packageheatsink interfaces along with their thickness and thermal characteristics must be carefully optimized. Ensuring the mechanical integrity of the interfaces is also critical.
A key aspect of ensuring package robustness is being able to make the right material and design choices through the use of accurate and reliable thermomechanical modeling of the package. Thermomechanical models will be accurate and reliable if They correctly capture the right level of detail, in terms of geometry, of the package. The challenge here is to ensure the dimensional scales and effects at the silicon, package, and system level are appropriately captured. Commercially available finite element codes that include powerful features such as submodeling capability to address the dimensional scaling challenge, combined with powerful computing capabilities, have come a long way in helping system engineers quickly model different conditions and assess design and materials options.
Materials properties of the different elements of the package are collected and used. A considerable amount of work has been done over the past few decades to characterize materials, and powerful databases of material properties are now available for use. 17 Appropriate validation methods exist that help calibrate models and validate their predictions. A considerable amount of effort has been spent in developing optical techniques such as moiré and digital image correlation for both a qualitative and quantitative understanding of the strain and displacement states. Examples of moiré techniques used to assess BGA joint robustness and in die-attach selection are shown in Figures 24 and 25 .
Measurement methods that help assess the strength of interfaces and materials are also important for enabling appropriate materials and geometry choices.
17
Conclusion
The evolution of microprocessor packaging and future challenges have been summarized in this article. In brief, microprocessor packaging has evolved from a simple protective enclosure providing protection to microprocessor chips from the external environment to a key enabler of performance. This trend is primarily due to the increase in microprocessor performance, tracking Moore's law. Key drivers for the development of packaging technologies are power delivery, thermal management, and interconnect scaling, complemented with demands on new materials and package architecture to meet cost pressures driven by competing markets. Although quite a few advances were made over the last decade, microprocessor packaging is expected to face increasing challenges in the future.
Microprocessor power demands will continue to increase going forward. Redesigning the power-delivery system stack is critical to achieving cost-effective performance solutions. In addition, the development of new materials and components that have better characteristics and properties such as high-value capacitors and inductors; smaller form-factor components; improved manufacturing capability allowing thicker, heavier material layers for handling the high power levels; and, of course, lower-resistance materials is also required. These developments will further enable the integration and miniaturization of the voltage regulator module and its related passive components and help locate it closer to the microprocessor.
With higher performance, there is an increase in microprocessor power dissipation, posing increasing challenges for thermal management. The issue is further exacerbated by the fact that there are localized regions of high power density on the microprocessor die that need to be cooled to ensure performance and reliability. Both of these factors require greater attention to be focused on cost-effective thermalmanagement strategies. The problem must be addressed in its entirety, that is, approached with an intent to optimize all components of the thermal-management system (architecture, package, heatsink, and system). Strategies for doing this have been discussed in the article.
Package-to-motherboard and die-topackage interconnection technologies have undergone significant changes. These have evolved from peripheral connections to area-array connections and then to reduced contact pitch. Further reductions in contact pitch are expected with future silicon generations to deliver the large amount of current required for chip switching at increased frequencies. Package architectural changes are also needed to provide increased package decoupling capacitance as well as low package resistance and inductance in a cost-effective manner. Thermalmanagement integration and significant
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Critical Aspects of High-Performance Microprocessor Packaging mechanical loading on the package substrate need to be understood in addition to the electrical requirements. These demands and the need for environmentally friendly products will require significant development in microprocessor packaging materials and processes to provide a continued rich end-user experience at a competitive price. Advanced packaging needs present complex challenges for materials. On the thermal-materials front, the practical limits of providing a solution using "conventional" methods are fast approaching. New ways of integrating advanced materials technologies already in use in other fields, such as nanocomposites, will be required. Underfill-materials development will benefit significantly by moving underfill integration more upstream from assembly and integrating it with silicon processing. Although this approach is faced with a new set of challenges, it has the advantage of providing a more integrated and costeffective total solution. In either case, the existing paradigms and conventional approaches need to be reexamined to come up with high-performance and cost-effective materials solutions for microprocessor packaging.
With dimensional reductions in silicon and package features, there is an increase in the fragility of the entire silicon, package, and heatsink system. The increased fragility of the dielectric layers requires that attention must be focused on understanding and optimizing the materials and geometry choices so that the robustness of the system is ensured. This requires developing a good understanding of the stresses in the system under various loads and developing solutions that are able to sustain these loads. Over the past few decades, sophisticated modeling and validation tools that help quantify the stress have been developed. There is a need to continue efforts in this area to be able to design robust packages. 
